Lattice Semiconductor
MAC Control Register (R/W)
Mnemonic: MACCNTL
POR Value = 00H
Application Support
Name
Rsvd [7:5]
ignore next packet
tx_fifo_empty
rx_fifo full
fifo control frame
send pause request
Range
7-5
4
3
2
1
0
Description
Reserved
ignore next packet : This bit asserts the ignore_next_pkt pin on the TSMAC
IP core. See Table 2-1 on page 14 for more information.
tx_fifo_empty : This bit gets ORed with the FIFO empty signal. The ORed
output sets the tx_fifoempty pin on the TSMAC IP core. See Table 2-1 on
page 14 for more information on this TSMAC IP core signal. Note by setting
this bit you can mimic the Tx FIFO being empty. Also note that the applica-
tion design only has one loopback FIFO. So the Tx FIFO is the same as the
Rx FIFO.
rx_fifo full : This bit gets ORed with the FIFO full signal. The ORed output
sets the rx_fifo_full pin on the TSMAC IP core. See Table 2-1 on page 14 for
more information on this TSMAC IP core signal. Note by setting this bit you
can mimic the rx fifo being full. Also note that the application design only has
one loopback FIFO. So the Tx FIFO is the same as the Rx FIFO.
fifo control frame : This bit sets the tx_fifoctrl pin on the TSMAC IP core.
See Table 2-1 on page 14 for more information on this TSMAC IP core sig-
nal.
send pause request : This bit gets ORed with the Tx FIFO almost full signal.
The ORed output sets the tx_sndpausreq pin on the TSMAC IP core. See
Table 2-1 on page 14 for more information on this TSMAC IP core signal.
When this bit is set High OR the FIFO is almost full tx_sndpausreq is
asserted, otherwise tx_sndpausreq is de-asserted.
Pause Timer Register - Low Byte (R/W)
Mnemonic: PAUSTMRL
POR Value = 00H
Name
pause timer Low bits
[7:0]
Range
7:0
Description
Pause Timer Low bits : These reg bits set the tx_sndpaustim[7:0] pins on
the TSMAC IP core. See Table 2-1 on page 14 for more information on this
TSMAC IP core signal.
Pause Timer Register - High Byte (R/W)
Mnemonic: PAUSTMRH
POR Value = 00H
Name
pause timer High bits
[7:0]
Range
7:0
Description
Pause Timer High bits : These bits set the tx_sndpaustim[15:8] pins on the
TSMAC IP core. See Table 2-1 on page 14 for more information on this
TSMAC IP core signal.
IPUG51_03.0, December 2010
53
Tri-Speed Ethernet MAC User’s Guide
相关PDF资料
TS250-130F-2 POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-B-0.5-2 POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-RB-2 POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-RC-2 POLYSWITCH PTC RESET 0.13A SMD
TS250-130F-RC-B-0.5-2 POLYSWITCH PTC RESET 0.13A SMD
TS600-170F-2 POLYSWITCH PTC RESET 0.17A T/R
TS600-200F-RA-B-0.5-2 POLYSWITCH PTC RESET 0.20A SMD
TS600-400F-2 POLYSWITCH PTC RESET 0.40A SMD
相关代理商/技术参数
TSMBG0505C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|100V V(BO) MAX|DO-215AA
TSMBG0506C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|110V V(BO) MAX|DO-214AA
TSMBG0507C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|145V V(BO) MAX|DO-214AA
TSMBG0509C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|185V V(BO) MAX|DO-215AA
TSMBG0510C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|200V V(BO) MAX|DO-214AA
TSMBG0511C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|210V V(BO) MAX|DO-214AA
TSMBG0512C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|215V V(BO) MAX|DO-214AA
TSMBG0514C 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE BIDIRECTIONAL BREAKOVER DIODE|250V V(BO) MAX|DO-214AA